1.1 System Monitor Introduction

Much of the machinery throughout the APS will be controlled by VME based computers. In order to increase the reliability of the system, it is necessary to be able to monitor the status of each VME crate. In order to do this, a VME System Monitor was created. In addition to being able to monitor and report the status (watchdog timer, temperature, CPU (Motorola MVME 167) state (status, run, fail), and the power supply), it includes provisions to remotely reset the CPU and VME crate, digital I/O, and parts of the transition module (serial port and Ethernet connector) so that the Motorola MVME 712 is not needed. The standard VME interface was modified on the System Monitor so that in conjunction with the Motorola MVME 167 a message based VXI interrupt handler could be implemented.

The System Monitor is a single VME card (6U). It utilizes both the front panel and the P2 connector for I/O. The front panel contains a temperature monitor, watchdog status LED, 4 general status LEDs, input for a TTL interrupt, 8 binary inputs (24 volt, 5 volt, and dry contact sense), 4 binary outputs (dry contact, TTL, and 100 mA), serial port (electrical RS-232 or fiber optic), Ethernet transceiver (10 BASE-FO or AUI), and a status link to neighbor crates. The P2 connector is used to provide the serial port and Ethernet to the processor. In order to abort and read the status of the CPU, a jumper cable must be connected between the CPU and the System Monitor.

1.2 System Monitor Theory of Operation

The System Monitor consists of basically four sections; a VME interface which allows the reading and writing of the board functions, a status link which connects to neighboring crates using a serial fiber optic link, a serial port which allows for a CPU abort and a
VME reset, and the physical connections for the console serial port and the ethernet.

1.2.1 VME Interface
The VME interface on the System Monitor was created by Bob Laird (1993). Added to this interface is the ability to capture 16 bit interrupt vectors. The MVME 167 is only able to latch the lower 8 bits of an interrupt vector, so this card expands the capabilities of the processor. When an interrupt is generated, the System Monitor will capture the presented 16 bit interrupt vector. This vector can then be recovered from the System Monitor board by reading functions 25 - 31, which correspond to IRQ1 - IRQ7 respectively.

The interrupt vector which the System Monitor can generate from any one of its binary inputs, is stored at the function 23 memory location.

In order to make the MVME 167 compatible with VXI message based interrupts, it was necessary to create a module which sits at memory location 0xC008. This module contains, in essence, a full VME interface. When the memory location 0xC008 is written to, the message is captured, and an interrupt is generated. This vector is controlled by function 24. The MVME 167 can then read back the message word, which is stored at location 0xC008.

The System Monitor essentially sits at two memory locations on the VME bus. The VME interface is configured to any valid memory location, but the VXI message based interrupter is hardwired to sit at 0xC000, function 4 (0xC008).

If the VXI message based interrupts are not going to be used, then it is not necessary to include some of the circuitry on the System Monitor. VME PLD B (U41), VME INTERRUPTER B (U42), and CONTROL REGISTER AND INT VECTOR (U43) are not necessary. If these PLDs are taken out, then it is necessary to insert JP26, JP27, JP28, and JP29, J8 and J9 should be removed. This will bypass all of the critical signals which these ICs would normally supply.

1.3 Status Link / Character Detector
The status link is used to both transmit basic status information to a neighboring VME crate and to receive this information from a neighboring crate. This status includes the state of the watchdog timer, temperature, CPU status, CPU run status, voltage (both +12V/-12V and +5V), and the CPU fail status. The physical link is implemented with fiber optics based upon the serial port standard (9600, 1 start bit, 7 data bits, no parity). The status information is located at function 18. The received status is the lower order byte, and the status to be sent out can be monitored on the higher order byte.

The character detector monitors the console serial port for a specific sequence of characters. A Control-X should normally reset the VxWorks Software. Occasionally the CPU will "hang" and without this character detector, it would be necessary to physically go out to the crate and manually reset it. With the System Monitor Board, sending a Control-X followed immediately (within 500 mS) by a Control-Y will abort the CPU. If this still does not clear up the problem, a Control-X followed by a Control-Y and a Control-Z (this sequence must be completed in 1 S) will reset the VME backplane.
A jumper cable (J5) must be installed between the MVME 167 and the System Monitor in order to take advantage of the remote monitoring of the CPU statuses and the CPU abort signal.

1.4 Digital I/O

The System Monitor has four digital outputs and 8 digital inputs (P3). The outputs are current limiting solid state relays (120 mA) and can be either TTL, dry contact, or 100 mA. This is determined by the configuration jumpers (JP1 - JP4, JP21-24). The binary inputs can be configured for 12V-28V inputs, 5V-10V inputs, and dry contact sense using jumpers JP5 - JP20. The binary outputs are located in the lower order nibble of function 19. The binary inputs are located in the high order byte of function 19.

Ton and Toff for the Binary Outputs has a maximum value of 5 mS.

In addition the binary inputs can also be used to interrupt the VME backplane. These interrupts are maskable, and the mask is the low order byte of function 20.

Located on the front panel is a TTL input which is also a maskable interrupt. The mask for this bit is the least significant bit of the high order byte of function 20.

JP30 determines if the fourth digital output echoes that status of the OUT3 bit or the status of the watchdog timer. Echoing the status of the watchdog timer allows an external system, such as an Allen-Bradley Binary Input Module to monitor the watchdog status of the CPU.

1.5 Temperature Monitor

The sensor used is a three pin (TO-92 package) device (U2) which can be mounted anywhere in the crate. There is a place on top of the board for this sensor so that it can measure the temperature of the air after it has been blown over the crate. This temperature is then displayed on the front panel using LEDs. The temperature can also be read back in the lower order byte of function 21. JP25 is used to configure the TEMP_OK level which is passed on to the status link. The range which can be measured is from 20°C to 65°C in 5°C steps.

1.6 Voltage Monitor / Watchdog Timer

Both the +12 Volt and the -12 Volt supply are monitored for under voltage. The +5 Volt supply is monitored for both over and under voltage. The statuses are fed to the Status Link. The +12 Volt and -12 Volt can fall by about 10% before the comparator trips, and the +5 Volt supply is monitored to about +0.1 Volt and - 0.4 Volt. [In working with the prototype, a problem was discovered, and the +5V checking was disabled on all production boards.]

The watchdog is triggered by a read function to the board. The board must be read from every 1.6 seconds or the watchdog will time out. This status is echoed to the Status Monitor as well as the front panel. There is a bi-colored LED on the front panel, green indicates that the CPU is polling the System Monitor, and red indicates that the CPU has stopped.
In addition to a watchdog timer, this function also contains a latch, whose status is echoed by four front panel LEDs (yellow). The LEDs echo the bits in the lower order nibble of function 22. One possible use for these LEDs is to indicate the boot status of the CPU.

1.7 **Serial Port**

Rather than use the MVME 712 transition module to break out the console serial port, it was decided that it would be put on the front panel of the System Monitor. It is designed to be a daughter board so that it could either implement electrical RS-232 or a standard fiber optic protocol. The advantage of this scheme is that the fiber optic serial port will be used throughout the APS because of its immunity to electrical noise and at least 1 KM distance limitation, while standard RS-232 will be used for test and development in the laboratory setting.

It is assumed that the console port will be set to the default configuration of 9600 baud, 1 start bit, 8 data bits, and no parity (9600,1,8,N). This default configuration is hard wired into the part of the circuit which monitors the serial port in order to detect a reset sequence.

1.8 **Ethernet Port**

Like the serial port, to avoid the need for the transition module, an ethernet connector would be included on the front panel. It was decided that initially only an AUI connector would be offered on a daughter board. This would allow the board to stay compatible with future ethernet implementations.

It is hoped that the size of this daughterboard would allow other ethernet interfaces to be designed and easily installed, such as a 10-BASEFO interface.

1.9 **P2**

The P2 connector is used to connect the console and ethernet ports on the System Monitor to the MVME 167. Since only rows A and C are necessary for this, a simple 64 pin mass terminated jumper cable can be used to connect the System Monitor to the MVME 167.

1.10 **Function Map of the System Monitor**

The System Monitor utilizes functions 18 - 31. These functions were chosen so that future integration of the System Monitor with the APS Event Receiver would be easier to implement.
<table>
<thead>
<tr>
<th>Function #</th>
<th>Address (0xBB80)</th>
<th>Function Name</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>18 (LSB)</td>
<td>0x8BA4</td>
<td>Status Link RX</td>
<td>rWATCHDOG_OK (lsb)</td>
<td>Watchdog status - bit 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>mTEMP_OK</td>
<td>Temperature status - bit 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>mSTAT</td>
<td>CPU status - bit 2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>mRUN</td>
<td>CPU running status - bit 3</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>r+-12_OK</td>
<td>+12 Volts OK - bit 4</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>r5_OK</td>
<td>5 Volts OK - bit 5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>nFAIL</td>
<td>CPU failure - bit 6</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Status Link TX</td>
<td>START_BIT</td>
<td>Undefined - bit 7</td>
</tr>
<tr>
<td>18 (MSB)</td>
<td>0x8BA5</td>
<td>Status Link TX</td>
<td>WATCHDOG_OK</td>
<td>Watchdog status - bit 8</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>nTEMP_OK</td>
<td>Temperature status - bit 9</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>nSTAT</td>
<td>CPU status - bit 10</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>nRUN</td>
<td>CPU running status - bit 11</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>+12_OK</td>
<td>+12 Volts OK - bit 12</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>5_OK</td>
<td>5 Volts OK - bit 13</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>nFAIL</td>
<td>CPU failure - bit 14</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>START_BIT (msb)</td>
<td>Undefined - bit 15</td>
</tr>
<tr>
<td>19 (LSB)</td>
<td>0x8BA6</td>
<td>Digital Output</td>
<td>OUTPUT[0..3]</td>
<td>Dry Contact, TTL, 100mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>(reserved bits[4..7])</td>
<td></td>
</tr>
<tr>
<td>19 (MSB)</td>
<td>0x8BA7</td>
<td>Digital Input</td>
<td>INPUT[0..7]</td>
<td>Dry Contact, 5V-28V</td>
</tr>
<tr>
<td>20</td>
<td>0x8BA8</td>
<td>Interrupt Mask</td>
<td>INPUT[0..6], TTL INPUT,</td>
<td>Inputs to generate a VME interrupt</td>
</tr>
<tr>
<td></td>
<td>0x8BA9</td>
<td></td>
<td>(reserved bits[8..15])</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>0x8BAA</td>
<td>Temp Monitor</td>
<td>20 C - 65 C bits[0..7],</td>
<td>This is a bar graph where each bit</td>
</tr>
<tr>
<td></td>
<td>0x8BAB</td>
<td></td>
<td>(reserved bits[8..15])</td>
<td>represents 5 C.</td>
</tr>
<tr>
<td>22</td>
<td>0x8BAC</td>
<td>Watchdog</td>
<td>LED[0..3],</td>
<td>Front panel LEDs to show boot sta-</td>
</tr>
<tr>
<td></td>
<td>0x8BAD</td>
<td></td>
<td>Automatic_Reset[7],</td>
<td>tus, and enable bit for automatic</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>(reserved bits[4..6, 8..15])</td>
<td>reboot on watchdog time-out.</td>
</tr>
<tr>
<td>23</td>
<td>0x8BAE</td>
<td>0xC008 Int Vector</td>
<td>DB[0..15]</td>
<td>Vector presented when location</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0xC008 is written to, (capture of VXI)</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>0x8BB0</td>
<td>VME Int Vector</td>
<td>DB[0..15]</td>
<td>VME interrupt vector, user defined</td>
</tr>
<tr>
<td>25</td>
<td>0x8BB2</td>
<td>IRQ 1 Vector</td>
<td>DB[0..15]</td>
<td>Captured 16 bit VXI IRQ1 Vector</td>
</tr>
<tr>
<td>26</td>
<td>0x8BB4</td>
<td>IRQ 2 Vector</td>
<td>DB[0..15]</td>
<td>Captured 16 bit VXI IRQ1 Vector</td>
</tr>
<tr>
<td>27</td>
<td>0x8BB6</td>
<td>IRQ 3 Vector</td>
<td>DB[0..15]</td>
<td>Captured 16 bit VXI IRQ1 Vector</td>
</tr>
<tr>
<td>28</td>
<td>0x8BB8</td>
<td>IRQ 4 Vector</td>
<td>DB[0..15]</td>
<td>Captured 16 bit VXI IRQ1 Vector</td>
</tr>
<tr>
<td>29</td>
<td>0x8BBA</td>
<td>IRQ 5 Vector</td>
<td>DB[0..15]</td>
<td>Captured 16 bit VXI IRQ1 Vector</td>
</tr>
<tr>
<td>30</td>
<td>0x8BBC</td>
<td>IRQ 6 Vector</td>
<td>DB[0..15]</td>
<td>Captured 16 bit VXI IRQ1 Vector</td>
</tr>
<tr>
<td>31</td>
<td>0x8BBE</td>
<td>IRQ 7 Vector</td>
<td>DB[0..15]</td>
<td>Captured 16 bit VXI IRQ1 Vector</td>
</tr>
</tbody>
</table>
1.11 Configuration

JP1, JP3, JP21, and JP23 are installed when the output is to be TTL or 100 mA. JP2, JP4, JP22, and JP24 are installed when the output is to be TTL. No jumpers are inserted for a Dry Contact output.

A Dry Contact output is connected between OUT+ and OUT-.
A TTL or 100 mA output is connected between OUT- and GROUND.

<table>
<thead>
<tr>
<th>Table 2.</th>
<th>Digital Output Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>IN &amp; IN</td>
<td>TTL (OUT-, GROUND)</td>
</tr>
<tr>
<td>IN &amp; OUT</td>
<td>100 mA (OUT-, GROUND)</td>
</tr>
<tr>
<td>OUT &amp; OUT</td>
<td>Dry Contact Sense (OUT+, OUT-)</td>
</tr>
</tbody>
</table>

1.11.2 JP30 : Watchdog Output
This jumper is used to determine if the value of OUT3 is generated from the state of the watchdog timer or from the board's register.

<table>
<thead>
<tr>
<th>Table 3.</th>
<th>OUT3 Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP30</td>
<td>CONFIGURATION</td>
</tr>
<tr>
<td>1-2 (Top)</td>
<td>nWatchdog Status</td>
</tr>
<tr>
<td>3-4 (Bottom)</td>
<td>Register OUT3</td>
</tr>
</tbody>
</table>

1.11.3 JP5 - JP20 : Digital Input
All of the jumpers are removed for a 12V - 28V input, between IN+ and IN-.
JP5, JP7, JP9 ... JP19 (JP A) are inserted for a 5V - 10V input, between IN+ and IN-.
JP6, JP8, JP10 ... JP20 (JP B) are inserted for a Dry Contact Sense input, between IN- and GROUND.

<table>
<thead>
<tr>
<th>Table 4.</th>
<th>Digital Input Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP A &amp; JP B</td>
<td>CONFIGURATION</td>
</tr>
<tr>
<td>OUT &amp; OUT</td>
<td>12V - 28V input (IN+, IN-)</td>
</tr>
<tr>
<td>IN &amp; OUT</td>
<td>5V - 10V input (IN+, IN-)</td>
</tr>
<tr>
<td>OUT &amp; IN</td>
<td>Dry Contact Sense (IN-, GROUND)</td>
</tr>
</tbody>
</table>
1.11.4 J6 - J9: Interrupt Level

These jumpers determine which interrupt request level is used by the corresponding VME module. JP6 and JP7 are for the System Monitor IRQ level. JP8 and JP9 determine which level the VXI message based interrupt generates.

<table>
<thead>
<tr>
<th>Pins 1-2</th>
<th>Pins 3-4</th>
<th>Pins 11-12</th>
<th>Pins 13-14</th>
<th>INT Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>OUT</td>
<td>OUT</td>
<td>OUT</td>
<td>OUT</td>
<td>DISABLED</td>
</tr>
<tr>
<td>IN</td>
<td>OUT</td>
<td>OUT</td>
<td>OUT</td>
<td>1</td>
</tr>
<tr>
<td>OUT</td>
<td>IN</td>
<td>OUT</td>
<td>OUT</td>
<td>2</td>
</tr>
<tr>
<td>OUT</td>
<td>OUT</td>
<td>...</td>
<td>OUT</td>
<td>[3..5]</td>
</tr>
<tr>
<td>OUT</td>
<td>OUT</td>
<td>OUT</td>
<td>IN</td>
<td>6</td>
</tr>
<tr>
<td>OUT</td>
<td>OUT</td>
<td>OUT</td>
<td>IN</td>
<td>7</td>
</tr>
</tbody>
</table>

TABLE 5. Jumpers J6 and J8

1.11.5 JP25: Temperature Monitor

This determines the set point at which the nTEMP_OK signal is set. This level can range from 20° C (pins 19-20) to 65° C (pins 1-2) in 5° C increments.

<table>
<thead>
<tr>
<th>Pins 1-2</th>
<th>Pins 3-4</th>
<th>Pins 5-6</th>
<th>INT Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>IN</td>
<td>IN</td>
<td>IN</td>
<td>0</td>
</tr>
<tr>
<td>OUT</td>
<td>IN</td>
<td>IN</td>
<td>1</td>
</tr>
<tr>
<td>IN</td>
<td>OUT</td>
<td>IN</td>
<td>2</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>IN</td>
<td>OUT</td>
<td>OUT</td>
<td>6</td>
</tr>
<tr>
<td>OUT</td>
<td>OUT</td>
<td>OUT</td>
<td>7</td>
</tr>
</tbody>
</table>

TABLE 6. Jumpers J7 and J9

1.11.6 JP26 - JP29: VXI Message Based Interrupt

When these jumpers are installed, the VXI Message based interrupt handler will be disabled on the System Monitor. These jumpers should also be installed if the VME_PLD_B (U41), VME_INTERRUPTER_B (U42), and INT (U43) are not present on the board.
FIGURE 1
Configuration Jumper Placement on the System Monitor Board
FIGURE 2

Default Configuration of System Monitor Board
1.12 System Monitor Assembly

The System Monitor is a standard VME (6U) card. If the status of the processor is to be monitored by the card, it is necessary that the card be placed in the slot adjacent to the processor. There is a short ribbon cable which attaches the two card. Due to the placement of the connector on the MVME-167, it was necessary to place the corresponding connector on the System monitor board in the same position, by the front panel. The ribbon cable is to be run between the circuit board and the front panel. Once the cable is in place, it will be necessary to take out both boards together if either one needs to be serviced.

The Ethernet and serial connection between the System Monitor and the processor utilize the P2 connector on the VME backplane. The A and C rows of each board’s P2 connector must be connected together. This can be done using mass terminated 64 pin ribbon cable. This cable is then installed on the rear of the VME crate.

The completed System Monitor Board will contain three daughter boards. One is for the Ethernet connection. In the first version this will just be an AUI connector, the signals from the AUI connector are essentially jumpered from the front panel of the System Monitor to the P2 of the MVME-167.

Another daughter board is for the console serial port. This daughter board will either be an electrical or fiber optic RS-232 transceiver. The two options are offered so that in the laboratory setting the standard (and convenient) electrical interface can be used, and when the boards are installed in the Advanced Photon Source the noise immune fiber optic interface can be used. The transceiver converts the incoming serial signal to TTL levels so that it can be monitored for the reset sequence and then back to RS-232A levels for use by the processor.

The third daughter board is used for the status link between the boards. The circuitry on this board is identical to that on fiber optic transceiver board, except that the MAX233 chip is omitted and pins 19 and 20 are jumpered. This third daughter board was created to make room for cable which supplies the status information from the CPU to the System Monitor.

1.13 Device Support

The System Monitor Board supports Binary Output (BO), Binary Inputs (BI), Analog Inputs (AI), MultiBit Binary Output (MBBO), and MultiBit Binary Input (MBBI). When defining a Process Variable, one should choose the "SYSMON" device option. The card number indicates which System Monitor Board you are accessing in a particular crate (typically this field will be equal to 0, up to two cards are supported, 0 and 1). The signal field acts as a mask so that you can specify which bit you are accessing with a BO or a BI. The following line must be executed at startup in order to initialize the System Monitor Board:

SysmonConfig(card #, A16 address, VME int vector, VME int level, VXI int vector)
SysmonConfig(0, 0x8b80, 0x71, 0x6, 0x72)
The Parameter field then contains the name of the register you want to access:

<table>
<thead>
<tr>
<th>Parameter Name</th>
<th>Variable Type</th>
<th>Corresponding Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>Di</td>
<td>BI - Reads the status</td>
<td>Digital inputs</td>
</tr>
<tr>
<td>Temperature</td>
<td>AI - Returns the temperature value</td>
<td>Temperature Monitor (in C)</td>
</tr>
<tr>
<td>BootWatchdog</td>
<td>BO - Turns on the automatic reboot</td>
<td></td>
</tr>
<tr>
<td></td>
<td>BI - Reads the status</td>
<td>Enables Watchdog Reset</td>
</tr>
<tr>
<td>Do</td>
<td>BO - Turns on the specified output</td>
<td></td>
</tr>
<tr>
<td></td>
<td>BI - Reads the status</td>
<td>Digital outputs</td>
</tr>
<tr>
<td>Led</td>
<td>BO - Turns on the specified LED</td>
<td></td>
</tr>
<tr>
<td></td>
<td>BI - Reads the status</td>
<td>Status LEDs</td>
</tr>
<tr>
<td>RxWatchdog</td>
<td>BI - Reads the status</td>
<td>Rx Watchdog has failed</td>
</tr>
<tr>
<td>RxTemp</td>
<td>BI - Reads the status</td>
<td>Rx Temperature is above setpoint</td>
</tr>
<tr>
<td>RxStat</td>
<td>BI - Reads the status</td>
<td>Rx CPU STATUS LED is off</td>
</tr>
<tr>
<td>RxRun</td>
<td>BI - Reads the status</td>
<td>Rx CPU RUN LED is off</td>
</tr>
<tr>
<td>Rx12v</td>
<td>BI - Reads the status</td>
<td>Rx 12 volt setpoint (OK)</td>
</tr>
<tr>
<td>Rx5v</td>
<td>BI - Reads the status</td>
<td>Rx 5 volt setpoint (OK)</td>
</tr>
<tr>
<td>RxFail</td>
<td>BI - Reads the status</td>
<td>Rx CPU FAIL LED is off</td>
</tr>
<tr>
<td>TxWatchdog</td>
<td>BI - Reads the status</td>
<td>Watchdog has failed</td>
</tr>
<tr>
<td>TxTemp</td>
<td>BI - Reads the status</td>
<td>Temperature is above setpoint</td>
</tr>
<tr>
<td>TxStat</td>
<td>BI - Reads the status</td>
<td>CPU STATUS LED is off</td>
</tr>
<tr>
<td>TxRun</td>
<td>BI - Reads the status</td>
<td>CPU RUN LED is off</td>
</tr>
<tr>
<td>Tx12v</td>
<td>BI - Reads the status</td>
<td>12 volt setpoint (OK)</td>
</tr>
<tr>
<td>Tx5v</td>
<td>BI - Reads the status</td>
<td>5 volt setpoint (OK)</td>
</tr>
<tr>
<td>TxFail</td>
<td>BI - Reads the status</td>
<td>CPU FAIL LED is off</td>
</tr>
</tbody>
</table>
INTERRUPT REGISTERS

```
D1  2
D2  3
D3  4
D4  5
D5  6
D6  7
D7  8
D8  9
CLK 11
OC  1
Q1 19
Q2 18
Q3 17
Q4 16
Q5 15
Q6 14
Q7 13
Q8 12
U3574HCT574
```

```
DB0DB1DB2DB3DB4DB5DB6DB7
DB0DB1DB2DB3DB4DB5DB6DB7
```

```
VEC_WR  VEC_RD
```

```
DB15
DB14
OEOE
```

```
LAD2
I/O
```

```
LAD1LAD2LAD3LAD4LAD5A1A2A3
```

```
DB3
DB4
```

```
C:\ALTERA\SYSMON2\INT_FUN.GDF
```

```
EPM7168LC84
```

```
```

```
INTERRUPT VECTOR REGISTER
```

```
DB8  U35
DB9  U34
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
```

```
STATUS LINK
TRANSCIEVER DAUGHTER BOARDS
FIBER OPTIC OR ELECTRICAL

Advanced Photon Source - Controls Group
Argonne National Laboratory
9700 South Cass Avenue
Argonne, IL 60517

Title
STATUS LINK DAUGHTER BOARD CONNECTOR

Size Document Number
A STAT_DB.SCH

REV C

Date: March 10, 1994 Sheet 13 of 21
LOW MEANS WD HAS FAILED

3-4: LATCH ON OUT3
1-2: WATCHDOG ON OUT3 (HI = OK)

JP30HEADER 2X2

D0  2
D1  3
D2  4
D3  5
D4  6
D5  7
D6  8
D7  9

OUT0
OUT1
OUT2
OUT3

IN0
IN1
IN2
IN3
IN4
IN5
IN6
IN7

UL60

DB13
DB14

DB1
DB2
DB3

DB5
DB6
DB7
DB8
nREGWR

DB8
DB9
DB10
DB11
DB12
DB13
DB14
DB15

nFINT

EXT TRIG

R47

DB1
DB2
DB3

DB5
DB6
DB7
DB8
nREGWR

DB8
DB9
DB10
DB11
DB12
DB13
DB14
DB15

nFINT

EXT TRIG

R47
<table>
<thead>
<tr>
<th>Title</th>
<th>P2 CONNECTOR</th>
</tr>
</thead>
<tbody>
<tr>
<td>Size</td>
<td>Document Number</td>
</tr>
<tr>
<td>REV A</td>
<td>P2.SCH</td>
</tr>
<tr>
<td></td>
<td>C</td>
</tr>
<tr>
<td>Date</td>
<td>March 10, 1994</td>
</tr>
<tr>
<td>Sheet</td>
<td>19 of 21</td>
</tr>
</tbody>
</table>
CONNECTOR FOR ETHERNET TRANSCEIVER DAUGHTER BOARDS

10 BASE-FO OR THINNET

+12V - SOURCE UP TO 500mA
COMMON - SINK UP TO 2A
SEE APPLICATION NOTE FOR PLACEMENT OF BYPASS CAPS FOR ALTERA COMPONENTS
Title: ELECTRICAL SERIAL PORT DAUGHTER BOARD

- S1 SW DPST TO BE ACCESSIBLE FROM FRONT PANEL FO/ELECT ENABLE
- SW DPST TO BE ACCESSIBLE FROM FRONT PANEL FO/ELECT ENABLE

- BYPASS CAP FOR MAX233 MATCHES C1 AND C2
- C1 1uF
- C1 1uF

- C2+ 11
- C2+ 15
- C2+ 19
- C2- 10
- C2- 14

- C1+ 8
- C1- 13

- V- 12
- V- 17

- V+ 14
- VCC 7

- GND 6
- GND 9

- C1 20.01uF
- C2 0.01uF
- C3 0.01uF
- C4 0.01uF

- J1 CONNECTOR DB9 RT ANGLE, MALE

- S1SW DPST TO BE ACCESSIBLE FROM FRONT PANEL FO/ELECT ENABLE
- S2 20

- S3 19

- S4 18

- S5 17

- S6 16

- S7 15

- S8 14

- S9 13

- S10 12

- S11 11

- S12 10

- S13 9

- S14 8

- S15 7

- S16 6

- S17 5

- S18 4

- S19 3

- S20 2

- S21 1

- RX_TTL

- TXD S2
- RXD S3
- RTS S4
- CTS S5
- DTR S20
- DCD S28
- TXDRXD

- VCC