The PCI Record

EPICS Collaboration Meeting

- 22-24 May 2002 at BESSY, Germany

David Thompson

Thompsondh@ornl.gov

Outline

- Need for PCI bus support and hardware at SNS
- PCI fundamentals
- pciRecord design
- Results
- Directions

SNS needed PCI support in EPICS

- PPC MVME2100 used at SNS
- R3.14 IOC core runs on PC based platforms supported by several OS
- PCI bus may supplant VME in some applications
  - » Good platform for FPGA, with FPGA used in SNS for MPS, low level RF, timing and RTDL
  - » BNL is using quad DSP on PMC board
  - » SNS's Machine Protection System (MPS) uses an FPGA on a PMC board

PCI Bus Basics

- 16/32/64 bits sync at 33/66 MHz.
  - » Address & data muxed on same lines
  - » Signaling for bus management, interrupts, different modes
- Supports multiple masters
- Faster than VME, older PC-ISA busses

  Can transfer data at 33 M words/sec in burst mode
- Supports auto-configuration

PCI Bus Basics – Config space

- Used by OS to allocate PCI I/O and memory spaces
- Based on geographic addressing
  PCI standard completely specifies registers in config space
- Unique Vendor Ids allow drivers to bind to hardware
- Registers in config space include: ID Register – 32 bits, version number, comand and status registers, Interrupt control, and base address registers

PCI Bus Basics – Addressing

- OS calls are provided by vxWorks provide access to config space
- 6 Memory Base Address Registers support up to 6 memory or I/O windows
- Memory maps PCI I/O, memory, and non-cacheable memory mapped devices in CPU's memory space
  - » Standards based:

  PCI standards

  IBM's CHRP

Accessing PCI

- It's just like other memory mapped I/O?
- Not quite, PCI is little-endian byte order
  - » 0x00000001 is 0x01,0x00,0x00,0x00 or 0x0001,0x0000
  - » NOT 0x00,0x00,0x00,0x01
- Some PCI-I/O bus bridges support byte swapping
- Some PCI-I/O bus bridges do address remaping
  - » If access is char or short the bottom address bits are changed to make the byte order in memory act like big-endian memory

pciRecord - Goals

- Quick tool for debugging and testing MPS board prior to developing a driver
- Used to drive registers in MPS hardware test fixture
- Provide foundation for other PCI hardware device support

MPS Test Screen with pciRecord in use



PCI Record fields – Specifications

- VID: The vendor ID of the device
- ID: The Vendor's device ID
- NUM: Which of possibly more than one device
- BSEL: Which Base Address Register to map (0-5)
- OFFS: The memory location relative to the BAR base address
- BEND: Endian-ness of data located in the BAR window
- BSIZ: 8/16/32 bit reads or writes

PCI Record fields – I/O

- VAL: The latest value scanned by the record, accessed according to byte order, size, and offset inputs to the record.
- WRI: When put to this field will perform a write to the memory location specified by the record

PCI Record fields Informational

- BBAR: The contents of the selected BAR
- BEA: The address, in memory space, that the BAR maps
- BTYP: The type of memory the bar maps; I/O, Memory, Non-cachable
- BWND: The size of the memory window mapped by the selected bar

PCI Record fields Informational – Config space

- CSTA: The status register, in config space
- CMDR: The command register

- ABUS: The PCI bus number in config space
- ADEV: The PCI device address in config space

Confessions of a newbe

- First pass not 4 char field names
  - » Four character limit is mostly gone in R3.13.5 version of IOC-CORE but will not be officially removed until 3.15
- Did not use DBLINKs on first pass
- Did not use “Inst IO” to specify location of data
- Thanks goes to Coles Sibley, Ernest Williams, and the “Application Developer's Guide”

Issues

- Is the BAR to address translation a vxWorks kernel function or should it be an EPICS library function
- Is record support needed for ai,ao,bi,bo,mbbi, etc?
  - » This record support already exists in the MPS driver