Experimental Physics and Industrial Control System
The ColdFire MCF5282 processor has a hardware fault that can be worked
around only by disabling buffered writes. From the Chip Errata
(MCF5282DE, Rev. 6, 5/2009):
SECF124: Buffered Write May Be Executed Twice
Errata type: Silicon
Affected component: Cache
Description: If buffered writes are enabled using the CACR or ACR
registers, the imprecise write transaction generated
by a buffered write may be executed twice.
Workaround: Do not enable buffered writes in the CACR or ACR registers:
CACR[8] = DBWE (default buffered write enable) must be 0
ACRn[5] = BUFW (buffered write enable) must be 0
Fix plan: Currently, there are no plans to fix this.
I've committed the change to the RTEMS CVS repository and attached a
patch you can apply:
Attachment:
patch
Description: Binary data
I ran into this bug in one of my ColdFire/FPGA designs -- some
registers in the FPGA were getting written more often than I expected!
--
Eric Norum <[email protected]>
Advanced Photon Source
Argonne National Laboratory
(630) 252-4793
- Navigate by Date:
- Prev:
RE: problem in epics installation Mark Rivers
- Next:
subArray processing Hinko Kocevar
- Index:
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
<2009>
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
- Navigate by Thread:
- Prev:
RE: problem in epics installation Mark Rivers
- Next:
subArray processing Hinko Kocevar
- Index:
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
<2009>
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024