EPICS Home

Experimental Physics and Industrial Control System


 
1994  1995  1996  1997  1998  1999  2000  2001  2002  2003  2004  2005  2006  2007  2008  2009  2010  2011  2012  2013  <20142015  2016  2017  2018  2019  2020  2021  2022  2023  2024  Index 1994  1995  1996  1997  1998  1999  2000  2001  2002  2003  2004  2005  2006  2007  2008  2009  2010  2011  2012  2013  <20142015  2016  2017  2018  2019  2020  2021  2022  2023  2024 
<== Date ==> <== Thread ==>

Subject: RE: Newport XPS-Q8 and Motor Record - armv5teb architecture
From: Mark Rivers <[email protected]>
To: Stephen Beckwith <[email protected]>, "J. Lewis Muir" <[email protected]>
Cc: Tonia Batten <[email protected]>, "[email protected]" <[email protected]>
Date: Tue, 6 May 2014 11:18:43 +0000
> Could be padding issue in how the compilers for different ISA handle the alignment.

That should not be an issue because the structure is only being accessed by code using the same definition of the structure.  The structure is written to in one function and read from in another function in the same source code module.  Packing should be irrelevant.

> Does the ARM compiler being used has proper library support for double?

It certainly appears to.  The double values are being computed correctly in the motor record, and they are being printed correctly in this device support code.

Mark


________________________________
From: Stephen Beckwith [[email protected]]
Sent: Monday, May 05, 2014 10:00 PM
To: J. Lewis Muir
Cc: Mark Rivers; Tonia Batten; [email protected]
Subject: Re: Newport XPS-Q8 and Motor Record - armv5teb architecture

Intel is Little Endian - ARM can be either - how is the ARMv5 setup?  Big Endian or Little Endian?
What OS are you dealing with?  What compiler?
What happens if you move the double and int?  Could be padding issue in how the compilers for different ISA handle the alignment.  Is the Intel a 64bit CPU? (I know ARMv5 is not, that’s a “StrongArm” variant basically or Marvell. . .
Does the ARM compiler being used has proper library support for double?
Stephen Beckwith



On Sat, May 3, 2014 at 8:39 PM, J. Lewis Muir <[email protected]<mailto:[email protected]>> wrote:
On 5/3/14, 5:32 PM, Mark Rivers wrote:
> Any idea how this could happen?

Hi, Mark.

Compiler bug?  Maybe try turning off all optimizations?

Lewis




Replies:
Re: Newport XPS-Q8 and Motor Record - armv5teb architecture Stephen Beckwith
References:
RE: Newport XPS-Q8 and Motor Record - armv5teb architecture Mark Rivers
Re: Newport XPS-Q8 and Motor Record - armv5teb architecture J. Lewis Muir
Re: Newport XPS-Q8 and Motor Record - armv5teb architecture Stephen Beckwith

Navigate by Date:
Prev: RE: Newport XPS-Q8 and Motor Record - armv5teb architecture Mark Rivers
Next: Re: Newport XPS-Q8 and Motor Record - armv5teb architecture Stephen Beckwith
Index: 1994  1995  1996  1997  1998  1999  2000  2001  2002  2003  2004  2005  2006  2007  2008  2009  2010  2011  2012  2013  <20142015  2016  2017  2018  2019  2020  2021  2022  2023  2024 
Navigate by Thread:
Prev: Re: Newport XPS-Q8 and Motor Record - armv5teb architecture Stephen Beckwith
Next: Re: Newport XPS-Q8 and Motor Record - armv5teb architecture Stephen Beckwith
Index: 1994  1995  1996  1997  1998  1999  2000  2001  2002  2003  2004  2005  2006  2007  2008  2009  2010  2011  2012  2013  <20142015  2016  2017  2018  2019  2020  2021  2022  2023  2024