Hello All,
At the next EPICS meeting there will be two mini workshop sessions
for timing and an Open FPGA HW Platform.
The timing session will focus on future development of MRF timing
- a similar session we had at ESS.
The main goal of the Open FPGA HW Platform session is to find out
if there is interest in the community to start developing a
modular FPGA based platform that integrates high bandwidth I/O,
timing, etc. in a configurable system.
Please let me know if you are attending either of the workshops
or if you have any questions or would like to present
something. Both sessions will be mostly discussions with only a
few introductory talks.
Best Regards,
Jukka
- Replies:
- Re: September EPICS meeting: Timing and Open FPGA HW Platform bob dalesio
- Navigate by Date:
- Prev:
Re: Alias Ralph Lange
- Next:
MEDM Paramveer Jain
- Index:
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
<2016>
2017
2018
2019
2020
2021
2022
2023
2024
- Navigate by Thread:
- Prev:
Re: Is There A Way to Explicitly Close CA Connections in PyEpics? Weiwei Lu
- Next:
Re: September EPICS meeting: Timing and Open FPGA HW Platform bob dalesio
- Index:
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
<2016>
2017
2018
2019
2020
2021
2022
2023
2024
|