We are looking to collect data at a fixed clock rate starting and
stopping on the gate signal. The gate signal will however repeat so the
ADC needs to be immediately ready to collect data on the next gate. We
need to be able to identify which gate the data was collected in. If we
get an interrupt at the end of each gate then we should have sufficient
time to get the data off the ADC before the next gate period.
The Ip330 may well be able to do this with some external logic but I was
hoping to find a simple in one solution.
Thanks
Pete
-----Original Message-----
From: Mark Rivers [mailto:[email protected]]
Sent: 05 August 2008 14:24
To: Kalantari Babak; Leicester, PJ (Pete)
Cc: [email protected]
Subject: RE: Gated ADC
Pete,
I am not clear on exactly what you want. Do you want to 1) collect one
sample per transition of the gate signal, or do you want to 2) collect
data at a fixed clock rate but start and stop acquisition with a gate
signal? The IP-330 may do what you want, depending on what mode you use
it in. If mode 2) is what you want then you could always use some
external logic to gate an external clock source off and on.
Mark
-----Original Message-----
From: [email protected] on behalf of Kalantari Babak
Sent: Tue 8/5/2008 5:49 AM
To: Leicester, PJ (Pete)
Cc: [email protected]
Subject: RE: Gated ADC
Hi Pete,
I think 8401 Hytec IP module together with 8002 or 8004 (supports BLT as
well) carrier is what you are looking for. Take a look at
http://www.hytec-electronics.co.uk/8401UTM_ISS12.pdf
It has all the features you mentioned. I would use the INHIBIT input as
the hardware gate. If the inhibit input is taken low the memory update
is stopped and an interrupt is invoked (if enabled).
We have a driver for waveform but it may require very little
modification only in the interrupt service routine to properly handle
memory inhibit interrupts.
Let me know if you need the driver.
Regards,
Babak
________________________________
From: [email protected]
[mailto:[email protected]] On Behalf Of Leicester, PJ (Pete)
Sent: Dienstag, 5. August 2008 10:20
To: [email protected]
Subject: Gated ADC
1) Data collection controlled by a hardware gate signal such that data
is collected into a buffer when the gate is enabled and when the gate is
disabled an interrupt is generated so the data can be transferred into
an I/O Intr processed waveform (or similar) record.
2) Sample rate up to at the least 10KHz but preferably 100KHz, and an
absolute minimum of 16 bit.
3) Epics support for waveform record (or MCA or similar).
4) Preferably packaged as an IP module but a VME card would be OK.
Note that the essential feature is the gating of collection on the
hardware signal. We do not want to trigger and collect a fixed number of
samples (most ADC's do this).
Any suggestions would be gratefully received.
<DIV><FONT size="1" color="gray">This e-mail and any attachments may contain confidential, copyright and or privileged material, and are for the use of the intended addressee only. If you are not the intended addressee or an authorised recipient of the addressee please notify us of receipt by returning the e-mail and do not use, copy, retain, distribute or disclose the information in or attached to the e-mail.
Any opinions expressed within this e-mail are those of the individual and not necessarily of Diamond Light Source Ltd.
Diamond Light Source Ltd. cannot guarantee that this e-mail or any attachments are free from viruses and we cannot accept liability for any damage which you may sustain as a result of software viruses which may be transmitted in or with the message.
Diamond Light Source Limited (company no. 4375679). Registered in England and Wales with its registered office at Diamond House, Harwell Science and Innovation Campus, Didcot, Oxfordshire, OX11 0DE, United Kingdom
</FONT></DIV>
- References:
- RE: Gated ADC Mark Rivers
- Navigate by Date:
- Prev:
Re: EPICS to Python / EPICS to Tcl Timothy Madden
- Next:
RE: EPICS to Python / EPICS to Tcl Rowland, J (James)
- Index:
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
<2008>
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
- Navigate by Thread:
- Prev:
RE: Gated ADC Mark Rivers
- Next:
Re: Gated ADC Kazuro FURUKAWA
- Index:
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
<2008>
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
|